


100



All OUTPUT trace lengths are equal.







FIG. 1

PGA:SDCLK1_MBGNT
FPGA:SDCLK1




FIG. 2: